Model/Brand/Package
Category/Description
Inventory
Price
Data
-
![]()
Category: Clock generatorDescription: Si5348 The integration of multiple DSPLL technologies in network clock synchronizers can reduce the need for additional external components, decrease the coverage area and BOM of printed circuit boards. Its three DSPLLs can simultaneously generate any combination of low jitter SyncE and IEEE-1588 compatible synchronous clocks. Si5348 easily meets 25G, 40G, and 100G PHY jitter specifications without the need for additional components. Simple and intuitive configuration and customization, with ClockBuilder Pro software suite from Silicon Lab.43471+$302.237310+$294.352850+$288.3081100+$286.2055200+$284.6286500+$282.52611000+$281.21212000+$279.8980 -
![]()
Category: Clock generatorDescription: Clock Generator 0.008MHz to 750MHz Input 712.5MHz Output 64Pin QFN EP45791+$103.419510+$98.9230100+$98.1136250+$97.4841500+$96.49491000+$96.04522500+$95.41575000+$94.8762 -
![]()
Category: Clock generatorDescription: Clock synthesizer/jitter remover Low-jitter, quad DSPLL, 8-output, any frequency (< 350MHz), any output jitter attenuator57171+$479.818010+$467.301050+$457.7046100+$454.3667200+$451.8633500+$448.52551000+$446.43932000+$444.3531 -
![]()
Category: Clock generatorDescription: PLL Clock Generator Single 0.0001MHz to 712.5MHz 64Pin QFN Bulk58771+$113.198010+$108.2763100+$107.3904250+$106.7014500+$105.61861000+$105.12642500+$104.43745000+$103.8468 -
![]()
Category: Clock generatorDescription: PLL Clock Multiplier Quad 0.0001MHz to 350MHz 64Pin QFN65641+$392.452510+$382.214650+$374.3655100+$371.6354200+$369.5878500+$366.85771000+$365.15142000+$363.4451 -
![]()
Category: Clock generatorDescription: Si5346 Si5347 Dual/Four DSPLL Clock Multipliers These jitter attenuated clock multipliers combine two or four DSPLLs, allowing access to any of the four inputs and providing low jitter clocks for any output. Silicon Labs Si5346 has two DSPLLs in a 44 pin QFN package (7x7mm). Silicon Labs Si5347 has four DSPLLs in a 64 pin QFN package (9x9mm). Each DSPLL can generate any output frequency from any input frequency. \-Input frequency range: \ - Differential: 8 kHz to 750 MHz \ - LVCMOS: 8 kHz to 250 MHz \ - Output frequency range: \ - Differential: up to 712.5 MHz \ - LVCMOS: up to 250 MHz \ - Ultra low jitter - typically less than 100 fs (12kHz-20MHz) \ - Configurable output compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL, with programmable signal amplitude. ###Clock generator/buffer52511+$427.294010+$416.147250+$407.6013100+$404.6288200+$402.3995500+$399.42701000+$397.56922000+$395.7114 -
![]()
Category: Clock generatorDescription: Clock synthesizer/jitter remover Base/blank prototyping device: Single PLL Jitter Attenuator: 10-outputs up to 800 MHz; Integer only synthesis1500 -
![]()
Category: Clock generatorDescription: Si5342 Si5344 Si5345 - The Silicon Labs Si5342/Si5344/Si5345 jitter attenuation clock multiplier combines DSPLL and MultiSynth technology to achieve clock generation at any frequency and high-performance jitter attenuation. It can be programmed through a serial interface, and the built-in circuitry is programmable non-volatile memory (NVM), so they are always powered on and have a known frequency configuration. Si5342-4 input, 2 outputs, using 44 pin QFN package Si5344-4 input, 4 outputs, using 44 pin QFN package Si5345-4 input, 10 outputs, using 44 pin QFN package Input frequency range: \ - Differential: 8 kHz to 750 MHz \ - LVCMOS: 8 kHz to 250 MHz Output frequency range: \ - Differential: up to 712.5 MHz \ - LVCMOS: up to 250 MHz Ultra low jitter - typically below 100 fs RMS (12 kHz-20 MHz) configurable output, compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL, with programmable signal amplitude. ###Clock generator/buffer92611+$243.468810+$237.117450+$232.2481100+$230.5544200+$229.2841500+$227.59041000+$226.53182000+$225.4733 -
![]()
Category: Clock generatorDescription: Clock Generator and Supporting Products Ultra low-jitter, 10-output, any-frequency (< 1028 MHz), any output clock generator74241+$45.562110+$42.9479100+$41.0059250+$40.7071500+$40.40841000+$40.07232500+$39.77355000+$39.5868 -
![]()
Category: Clock generatorDescription: Clock Generator 0.008MHz to 750MHz Input 1028MHz Output 64Pin QFN EP81731+$61.316910+$58.6509100+$58.1710250+$57.7978500+$57.21131000+$56.94472500+$56.57155000+$56.2515 -
![]()
Category: Clock generatorDescription: Clock synthesizer/jitter remover Low junction, 10 output, any frequency (<350MHz), any output jitter attenuator14931+$175.876410+$171.288350+$167.7708100+$166.5473200+$165.6297500+$164.40621000+$163.64152000+$162.8768 -
![]()
Category: Clock generatorDescription: Clock Generator 10MHz to 750MHz-IN 64Pin QFN EP Tray32311+$123.100610+$119.889350+$117.4273100+$116.5709200+$115.9287500+$115.07231000+$114.53712000+$114.0019 -
![]()
Category: Clock generatorDescription: Clock Generator and Supporting Products Base/blueprint prototyping device: Clock Generator: 10 outputs up to 350 MHz; Integer only synthesis49261+$92.877510+$88.8393100+$88.1124250+$87.5471500+$86.65871000+$86.25492500+$85.68955000+$85.2050 -
![]()
Category: Clock generatorDescription: Clock multiplier, jitter attenuator, 712.5MHz, 1.71V to 1.89V, 10 outputs, QFN-6496161+$202.157410+$196.883750+$192.8405100+$191.4342200+$190.3795500+$188.97321000+$188.09422000+$187.2153 -
![]()
Category: Clock generatorDescription: Clock synthesizer/jitter remover Low junction, 10 output, any frequency (<1028MHz), any output jitter attenuator56511+$86.469710+$82.7101100+$82.0334250+$81.5070500+$80.67991000+$80.30402500+$79.77775000+$79.3265 -
![]()
Category: Clock generatorDescription: Clock generator, 1.47456GHz, 1.71V to 3.47V, 12 outputs, QFN-6446885+$17.961850+$17.1942200+$16.7644500+$16.65691000+$16.54952500+$16.42665000+$16.34997500+$16.2731 -
![]()
Category: Clock generatorDescription: Clock Generator and Supporting Products Factory pre programmed: Clock Generator: 10 outputs up to 800 MHz; Integer only synthesis3342 -
![]()
Category: Clock generatorDescription: Clock Generator and Supporting Products Ultra low-jitter, 10-output, any-frequency (< 350 MHz), any output clock generator71951+$118.896210+$115.794650+$113.4166100+$112.5895200+$111.9692500+$111.14211000+$110.62522000+$110.1082 -
![]()
Category: Clock generatorDescription: Clock generator, 350MHz, 1.71V to 1.89V, 10 outputs, QFN-6438101+$123.074210+$119.863550+$117.4020100+$116.5459200+$115.9037500+$115.04761000+$114.51252000+$113.9774 -
![]()
Category: Clock generatorDescription: Si5380 Wireless jitter attenuation clock multiplier The Si5380 is a single chip Ultra Low Jitter, Any Frequency, 12-output JESD204B Clock Generator for 4G/LTE RRU. Integrated DSPLL technology simplifies design and PCB footprint together with removing the need for external VCXO, loop filter components and complex external filtering. Low phase noise JESD204B clock with interated LC-VCO. Highly immune to switching power supply noise and other noise sources. Simple and intuitive configuration with the ClockBuilder Pro software from Silicon Labs. Supported by the Si5380 Development Kit (RS 8807317) \- Supports JESD204B timing: DCLK and SYSREF \ - Input frequency range: 10 MHz – 750 MHz \ - Output frequency range: 480 kHz – 1.47456 GHz \ - Excellent jitter performance: 80 fs typ (12 kHz – 20 MHz) \ - Phase noise floor: -159 dBc/Hz \ - Positive gear performance: maximum -103 dBc (122.88 MHz carrier frequency) \ - Highly configurable output, compatible with LVDS, LVPECL, LVCMOS, HCSL, and CML, with programmable signal amplitude \ -4 input, 12 output, 64 pin QFN \ - Temperature range: -40 to+85 ° C # # # Clock generator/buffer6042 -
![]()
Category: Clock generatorDescription: Clock Generator 0.008MHz to 750MHz-IN 712.5MHz-OUT 64Pin QFN EP5994 -
![]()
Category: Clock generatorDescription: PLL Clock Multiplier/Attenuator Single 0.001MHz to 350MHz 64Pin QFN6159 -
![]()
Category: Clock generatorDescription: ON SEMICONDUCTOR NB3N1200KMNG. 芯片, 差分扇出缓冲器, 133MHZ, QFN-642380
